




8		7		6		5		4		3		2		1	
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
												4	0003859507	ENGINEERING RELEASED	2015-02-26
J95 MLB SKL															
LAST_MODIFICATION=Thu Feb 26 18:38:23 2015															
D	PAGE	<CSA>	CONTENTS	SYNC	DATE	PAGE	<CSA>	CONTENTS	SYNC	DATE	D				
	1	1	SCHEM,K72,MLB ULTIMATE	jerrychow_skl	12/12/2014	61	71	CPU & CHIPSET: CPU CORE VR (VCC)	hcheng_j95	02/09/2015					
	2	2	BOM Configuration	jerrychow_skl	12/12/2014	62	72	CPU & CHIPSET: CPU CORE VR (VCCGT)	hcheng_j95	02/09/2015					
	3	3	DEBUG: LEDs	aitken_a_j95	01/28/2015	63	73	CPU & CHIPSET: CPU VDDQ VR	hcheng_j95	02/09/2015					
	4	4	MECHANICAL: Holes/PD parts	aitken_a_j95	01/22/2015	64	75	CPU & CHIPSET: CPU VCCIO VR	hcheng_j95	02/09/2015					
	5	5	CPU & CHIPSET: CPU DMI/PBG/FDI/RSVD	ddressler_j95	02/04/2015	65	76	PLATFORM POWER: 3.3V S5/S5V S4 VR	hcheng	02/11/2015					
	6	6	CPU & CHIPSET: CPU Clock/Misc/JTAG/CFG	ddressler_j95	02/04/2015	66	77	CPU & CHIPSET: PCH LV0 VR	hcheng_j95	02/09/2015					
	7	7	CPU & CHIPSET: DDR3L Interfaces	ddressler_j95	02/04/2015	67	78	CPU & CHIPSET: CPU CORE VR (VCCSA)	hcheng_j95	02/09/2015					
	8	8	CPU & CHIPSET: CPU Power	ddressler_j95	02/04/2015	68	81	DISPLAY: LCD Backlight Driver (LP8565)	hcheng_skl	01/16/2015					
	9	9	CPU & CHIPSET: CPU Ground	ddressler_j95	02/04/2015	69	82	DISPLAY: Backlight Driver 2	hcheng_skl	01/16/2015					
C	10	10	CPU & CHIPSET: CPU Decoupling	hcheng_j95	02/09/2015	70	84	PLATFORM POWER: FET-Controlled S0 and S4	kchoo_skl	01/22/2015	C				
	11	11	CPU & CHIPSET: Clocks/HDA/JTAG	ddressler_skl	01/28/2015	71	85	PLATFORM POWER: Regulator Enables	kchoo_j95	02/05/2015					
	12	12	CPU & CHIPSET: PCH RTC/DMI/PM/CPU_Misc	ddressler_skl	01/28/2015	72	86	PLATFORM POWER: PM Power Good	kchoo_j95	02/06/2015					
	13	13	CPU & CHIPSET: PCH PCI-E/USB	ddressler_skl	01/21/2015	73	87	GRAPHICS: AMETHYST PCIE	kchoo_skl	01/18/2015					
	14	14	CPU & CHIPSET: PCH GPIO/Misc	ddressler_skl	01/28/2015	74	88	GRAPHICS: VDDC/VDDCI DECOUPLING	kchoo_skl	01/18/2015					
	15	15	CPU & CHIPSET: PCH Power/Decoupling	ddressler_skl	01/09/2015	75	89	GRAPHICS: MVDD/VDDGFX DECOUPLING	kchoo_skl	12/17/2014					
	16	16	CPU & CHIPSET: PCH Grounds	ddressler_skl	12/17/2014	76	90	GRAPHICS: FRAME BUFFER A/B	jerrychow_skl	12/12/2014					
	17	18	CPU & CHIPSET: XDP	aitken_a_j95	01/28/2015	77	91	GRAPHICS: FRAME BUFFER C/D	jerrychow_skl	12/12/2014					
	18	19	CPU & CHIPSET: Chipset Support	ddressler_skl	01/18/2015	78	92	GRAPHICS: GDDR5 Frame Buffer A	jerrychow_skl	12/12/2014					
	19	20	CPU & CHIPSET: Project Chipset Support	jerrychow_skl	12/12/2014	79	93	GRAPHICS: GDDR5 Frame Buffer B	jerrychow_skl	12/12/2014					
B	20	22	DRAM: VREF/VTT EN	jerrychow_skl	12/12/2014	80	94	GRAPHICS: GDDR5 FRAME BUFFER C	jerrychow_skl	12/12/2014	B				
	21	23	DRAM: SO-DIMM Connector A Slot0	ddressler_skl	01/18/2015	81	95	GRAPHICS: GDDR5 FRAME BUFFER D	jerrychow_skl	12/12/2014					
	22	24	DRAM: SO-DIMM Connector A Slot1	ddressler_skl	01/18/2015	82	96	GRAPHICS: Display Port	jerrychow_skl	12/12/2014					
	23	25	DRAM: SO-DIMM CONNECTOR B SLOT0	ddressler_skl	01/18/2015	83	97	GRAPHICS: GPU GPIOs/PLLs/STRAPS	ddressler_j95	02/03/2015					
	24	26	DRAM: SO-DIMM CONNECTOR B SLOT1	ddressler_skl	01/18/2015	84	98	GRAPHICS: GPU STRAPS,SENSORS,ROM	jerrychow_skl	12/12/2014					
	25	27	DRAM: ALIASES AND BITSWAPS	ddressler_skl	01/18/2015	85	99	GRAPHICS: GPU GNDS & UNUSED	jerrychow_skl	12/12/2014					
	26	28	TBT/DP: Host (1 of 2)	jerrychow_skl	01/21/2015	86	101	GRAPHICS: GPU CORE VR	jerrychow_skl	12/12/2014					
	27	29	TBT/DP: Host (2 of 2)	jerrychow_skl	12/12/2014	87	102	GRAPHICS: GPU CORE VR (PHASES 1-3)	hcheng_j95	02/09/2015					
	28	32	TBT/DP: Connector A	jerrychow_skl	01/21/2015	88	103	GRAPHICS: GPU CORE VR (PHASES 4-6)	hcheng_j95	02/09/2015					
	29	33	TBT/DP: Connector B	jerrychow_skl	01/21/2015	89	104	GRAPHICS: GPU VDDQ VR	hcheng	02/11/2015					
A	30	34	TBT/DP: DDC Crossbar	jerrychow_skl	12/12/2014	90	105	GRAPHICS: GPU VDDCI VR	hcheng_j95	02/10/2015	A				
	31	35	WIRELESS: Airport/Bluetooth	kchoo_skl	01/26/2015	91	106	GRAPHICS: GPU 0V95 VR	hcheng_j95	02/09/2015					
	32	37	SDD/HDD:SATA/SSD Connectors	kchoo_j95	02/05/2015	92	107	GRAPHICS: GPU 1V8 VR	hcheng_skl	01/16/2015					
	33	38	HDD: SSD Temp Sense	kchoo_skl	01/19/2015	93	110	Power Connectors/Aliases	hcheng_skl	01/16/2015					
	34	39	ETHERNET: PHY (CAESAR IV)	fiyin_skl	01/21/2015	94	112	Signal Aliases	hcheng_skl	01/16/2015					
	35	40	ETHERNET: Support & Connector	kchoo_skl	01/16/2015	95	114	Unused Signal Aliases	jerrychow_skl	12/12/2014					
	36	41	SD Card: Connector	jerrychow_skl	12/12/2014	96	120	J95 RULE DEFINITIONS	kchoo_skl	01/16/2015					
	37	42	CAMERA: Controller	jerrychow_skl	12/12/2014				jerrychow_skl	12/12/2014					
	38	43	CAMERA: Controller Support	jerrychow_skl	12/12/2014				jerrychow_skl	12/12/2014					
	39	44	DISPLAY: Support	jerrychow_skl	12/12/2014				jerrychow_skl	12/12/2014					
J95 ,SCHEM,MLB_SKL_AM															
DRAWING TITLE															
SCHEM,MLB SKL ,J95															
 Apple Inc.												DRAWING NUMBER	051-00321	SIZE	D
												REVISION	4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVE												BRANCH	proto1b		
												PAGE	1 OF 120		
												SHEET	1 OF 96		
												_DRAWING_			
TITLE=J95_skl_am ABBREV=DRAWING LAST_MODIFIED=Thu Feb 26 18:38:23 2015															
8		7		6		5		4		3		2		1	







D

C

B


A


D

C






B



A















SYNC_MASTER=J78_MLR		SYNC_DATE=06/30/2014	
PAGE TITLE			
CPU & CHIPSET: CPU Power			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00321	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		4.0.0	
		BRANCH	proto1b
		PAGE	8 OF 120
		SHEET	8 OF 96






## CPU VCORE DECOUPLING

```
Intel Recommendation:12x 22UF 0805 (top side cavity)
                      6x 22UF 0603 (top side cavity)
                      5x 22UF 0805 (top side outside cavity)
```

Apple Implementation:26x 22UF 0603

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.  
BULK CAPS ON CPU VREG PAGE 71




## CPU GT DECOUPLING

Intel Recommendation: 9x 47UF 0805 (top side cavity)  
4x 47UF 0805 (top side outside cavity)

Apple Implementation: 30x 22uF 0603

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




## CPU VCCIO DECOUPLING

Intel Recommendation: 5x 22UF 0603 (top side cavity)  
1x 22UF 0805 (top side cavity)

Apple Implementation:(following Intel recommendation w/ 0603)

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




## Memory (CPU VCCDDR) DECOUPLING

Intel Recommendation: 4x 22UF 0603 (top side outside cavity)

Apple Implementation: 9x 22UF 0603 (J78 carry over)

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.














## CPU VCCSA / VCCST+VCCPLL DECOUPLING


Intel Recommendation: 2x 22UF 0603 near top side cavity


Apple Implementation: VCCST/VCCPLL: 1X 22UF 0603/2X 1UF 0402


Layout Note: These caps should be placed on top side cavity.






SYNC_MASTER=T95_DEBORAH		SYNC_DATE=10/20/2014	
PAGE TITLE			
CPU & CHIPSET: Clocks/HDA/JTAG			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00321	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	proto1b
		PAGE	11 OF 120
		SHEET	11 OF 96

















D

C

B

A


D

C


B

A

PCH Reset Button




RTC Power Sources




Place TP1901-TP1903 on bottom side


PCH RTC Crystal



PCH ME Disable Strap

PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



SYNC_MASTER=BRANCH_SYEDKAR		SYNC_DATE=09/10/2014	
PAGE TITLE			
CPU & CHIPSET: Chipset Support			
	DRAWING NUMBER		SIZE
	051-00321		D
Apple Inc.	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		proto1b	
PAGE		19 OF 120	
SHEET		18 OF 96	







D

C


B

A


GPIO Glitch Prevention




Platform Reset Connections



TBT\_LC can be on when S0 is off and vice-versa.  
Isolation ensure no leakage to FR or PCH  
U2060 Supports I/Os powered when VCC = 0V



SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
CPU & CHIPSET: Project Chipset Support			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	20 OF 120
		SHEET	19 OF 96


D

C

B

A





Page Notes

Power aliases required by this page:

- \*PP1V5\_S0\_MEM\_A
- \*PPVDDQ\_S3\_MEM\_A
- \*PPDDRVTT\_S0\_MEM\_A
- \*PPSPDQ\_S0\_MEM\_A (2.5 - 3.3V)



Signal aliases required by this page:


- \*I2C\_S0DIMMA\_SCL
- \*I2C\_S0DIMMA\_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC_MASTER=J78_NAT		SYNC_DATE=10/30/2013	
PAGE TITLE			
DRAM: SO-DIMM Connector A Slot0			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	4.0.0		
	BRANCH		
	proto1b		
	PAGE		
23 OF 120			
SHEET			
21 OF 96			

Page Notes

Power aliases required by this page:

- \*PP1V5\_S0\_MEM\_A
- \*PPVDDQ\_S3\_MEM\_A
- \*PPDDRVTT\_S0\_MEM\_A
- \*PPSPD\_S0\_MEM\_A (2.5 - 3.3V)



Signal aliases required by this page:

- \*I2C\_S0DIMMA\_SCL
- \*I2C\_S0DIMMA\_SDA


BOM options provided by this page:

(NONE)


21 20 PPVREF\_S3 MEM VREFDQ A



CRITICAL  
J2400  
F-ANG-SM-1  
SYM 1 OF 2  
SODIMM-P0.60-D8






P/N: 516S1019




DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

93 22 21 =PPVDDQ\_S3 MEM A



=PPVDDQ\_S3 MEM A


93 22 21 =PP3V3\_S0 MEM A SPD




22 MEM\_DIMM1\_SA<0>

22 MEM\_DIMM1\_SA<1>

93 22 21 =PP3V3\_S0 MEM A SPD




93 22 21 =PPDDRVTT\_S0 MEM A




PPVREF\_S3 MEM VREFCA

20 21 23 24

=PPDDRVTT\_S0 MEM A



SYNC_MASTER=178_NAT		SYNC_DATE=10/30/2013	
PAGE TITLE			
DRAM: SO-DIMM Connector A Slot1			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00321	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	proto1b
		PAGE	24 OF 120
		SHEET	22 OF 96

## Page Notes

Power aliases required by this page:

- #PP1V5\_S0\_MEM\_B
- #PPVDDQ\_S3\_MEM\_B
- #PPDDRVT7\_S0\_MEM\_B
- #PPSPD\_S0\_MEM\_B (2.5 - 3.3V)






Signal aliases required by this page:

```
- #I2C_SODIMMA_SCL
- #I2C_SODIMMA_SDA
```








BOM options provided by this page:


(NONE)

24 20 PPVREF S3 MEM VREFDQ B  
VOLTAGE=0.675V




DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



SYNC_MASTER=J78_NAT		SYNC_DATE=10/30/2013	
PAGE TITLE			
DRAM: SO-DIMM CONNECTOR B SLOT0			
		DRAWING NUMBER	
Apple Inc.		051-00321	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		4.0.0	
		BRANCH	
		protolb	
		PAGE	
		25 OF 120	
		SHEET	
		23 OF 96	





Page Notes

Power aliases required by this page:

- =PP1V5\_S0\_MEM\_B
- =PPVDDQ\_S3\_MEM\_B
- =PPDDRVTT\_S0\_MEM\_B
- =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C\_SODIMMA\_SCL
- =I2C\_SODIMMA\_SDA


BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




=PP3V3\_S0\_MEM\_B\_SPD




=PPDDRVTT\_S0\_MEM\_B



SYNC_MASTER=J78_NAT		SYNC_DATE=10/30/2013	
PAGE TITLE			
DRAM: SO-DIMM CONNECTOR B SLOT1			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	26 OF 120
		SHEET	24 OF 96









D

C

B


A


D

C



B


A



SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
TBT/DP: Connector A			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	protolb
		PAGE	32 OF 120
		SHEET	28 OF 96





SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
TBT/DP: Connector B			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		4.0.0	
		BRANCH	
		protolb	
		PAGE	
		33 OF 120	
		SHEET	
		29 OF 96	

D

C

B

A


D


C


B

A


Dual-Port Host DDC Crossbar




SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=11/05/2014	
PAGE TITLE			
TBT/DP: DDC Crossbar			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		proto1b	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		34 OF 120	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 96	
IV ALL RIGHTS RESERVED			








REMOVE R3813 AND SHORT R3812 AFTER HDD\_PWR\_EN WORKS

SYNC_MASTER=J78_KENNY		SYNC_DATE=03/10/2014	
PAGE TITLE			
HDD: SSD Temp Sense			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		proto1b	
PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		38 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		33 OF 96	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







D

C

B

A


D

C

B


A

SD CARD 3.3V OVERCURRENT PROTECTION CHIP





J16:516-0249 / J17:512-0038

SD CARD CONNECTOR



SDCONN DETECT DEBOUNCE. ENET\_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.



SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
SD CARD: Connector			
	Apple Inc.	DRAWING NUMBER	051-00321
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	41 OF 120
		SHEET	36 OF 96

## D



Λ

D

C

B

A


D

C


B

A


Camera Processor Reset




Camera Processor ExtBoot Cntl




PP1V2\_S0\_CAMERA VREG



SYNC_MASTER=J78_NAT		SYNC_DATE=11/05/2013	
PAGE TITLE			
CAMERA: Controller Support			
 Apple Inc.	DRAWING NUMBER 051-00321		SIZE D
	REVISION 4.0.0		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH protolb	
		PAGE 43 OF 120	
		SHEET 38 OF 96	







D

C

B


A


D


C


B

A






SYNC_MASTER=J78_DAVID		SYNC_DATE=10/21/2013	
PAGE TITLE			
USB-A: EXTERNAL USB PORTS A & B			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	4.0.0		
	BRANCH		
	proto1b		
	PAGE		
	46 OF 120		
	SHEET		
	41 OF 96		



SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
USB-A: EXTERNAL USB PORTS C & D			
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	proto1b	
	PAGE	47 OF 120	
	SHEET	42 OF 96	

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SYNC_MASTER-BRANCH_JERRYCHOW		SYNC_DATE=11/06/2014	
PAGE TITLE			
SMC: Controller			
	Apple Inc.	DRAWING NUMBER	051-00321
		SIZE	D
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	protolb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	50 OF 120
		SHEET	43 OF 96



D

C

B

A


D

C

B


A

### SMC Supervisor and AVREF Supply




Note: IPU are pulled to VIN rail

### SMC Controlled RTC Reset




### PECI Support


Level-shifter that allows SMC to drive PEGI  
Place this circuit near the Tee point to minimize reflections




### Power Button



### Comparator VRef



### AC/DC Burst Mode Enable



### ADC Channel Aliases

SMC_ADC0	VSNS_P12VG3H	VD2R
SMC_ADC1	VSNS_P12VG3H	ID2R
SMC_ADC2	VSNS_P12VS0_CPUCORE	VD20
SMC_ADC3	VSNS_P12VS0_CPUCORE	ID20
SMC_ADC4	VSNS_CPUVCC	VC0C
SMC_ADC5	VSNS_CPUVCC	IC0C
SMC_ADC6	VSNS_CPUVCC_GT	VC0G
SMC_ADC7	VSNS_CPUVCC_GT	IC0G
SMC_ADC8	VSNS_CPUVCC_IO	IC0I
SMC_ADC9	VSNS_P1V35S0	IC0M
SMC_ADC10	VSNS_CPUVCC_SA	IC0S
SMC_ADC11	VSNS_P12VS0_FBDQ	IG1F
SMC_ADC12	VSNS_GPUCORE_ALT	VG0C
SMC_ADC13	VSNS_GPUCORE_ALT	IG0C
SMC_ADC14	VSNS_GPU_VDDCI	VG0I
SMC_ADC15	VSNS_GPU_VDDCI	IG0I
SMC_ADC16	VSNS_P12VS0_GPU_AUX	IG1A
SMC_ADC17	VSNS_P12VS0_GPUCORE	IG1C
SMC_ADC18	VSNS_P12VS0_HDD	IH02
SMC_ADC19	VSNS_HDD_S0	IH05
SMC_ADC20	VSNS_SSD_S4	VH1R
SMC_ADC21	VSNS_SSD_S4	IH1R
SMC_ADC22	VSNS_VDDQ3_DDR	VM0R
SMC_ADC23	VSNS_VDDQ3_DDR	IM0R


### Project-specific Aliases

SMC_PN5	ACDC_BURST_EN_L	VD2R
SMC_PJ3	SMC_OOB2_R2D_L	ID2R
SMC_PJ2	SMC_OOB2_D2R_L	VD20
SMC_PP0	SMC_ACDC_ID	ID20
SMC_PH2	SMC_ASSERT_RTCRST	VC0C
SMC_PL6	SMC_WIFI_PWR_EN	IC0C
SMC_PN3	TC0N_BLC_EN	VC0G
SMC_PH7	GPY_OK_L	IC0G
SMC_PN7	DP_LINK_OK	IC0I



### Unused Project-specific

SMC_PP0	NC_SMC_PP0	IC0M
SMC_PP1	NC_SMC_PP1	IC0S
SMC_PP2	NC_SMC_PP2	IG1F
SMC_PP3	NC_SMC_PP3	VG0C
SMC_PL7	SMC_BT_PWR_EN	IG0C
SMC_PP4	NC_SMC_S4_WAKESRC_EN	VG0I
SMC_PP5	NC_SMC_PP5	IG0I
SMC_PP6	NC_SMC_PP6	IG1A
SMC_PP7	NC_SMC_PP7	IG1C
SMC_DP_HPD_L	NC_SMC_DP_HPD_L	IH02
SMC_PME_S4_DARK_L	NC_SMC_PME_S4_DARK_L	IH05
SMC_PC4	NC_SMC_S5_PWRGD_VIN	VH1R
SMC_PQ3	NC_G3_POWERON_L	IH1R
SMC_PN6	NC_SMC_G3_WAKESRC_EN	VM0R
SMBUS_SMC_4_ASF_SCL	NC_SMBUS_SMC_4_ASF_SCL	IM0R
SMBUS_SMC_4_ASF_SDA	NC_SMBUS_SMC_4_ASF_SDA	
SMBUS_SMC_5_G3H_SCL	NC_SMBUS_SMC_5_G3H_SCL	
SMBUS_SMC_5_G3H_SDA	NC_SMBUS_SMC_5_G3H_SDA	
SMC_OOB1_R2D_L	NC_SMC_OOB1_R2D_L	
SMC_BATLOW_L	NC_SMC_SMC_BATLOW_L	
SMC_PH3	NC_SMC_PH3	


### Platform Thermal Control




### PROCHOT Support



### Arch Pull Up/Down



### Serial/JTAG Interface Pull-ups



SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=11/06/2014	
PAGE TITLE			
SMC: Controller Support		DRAWING NUMBER	051-00321
Apple Inc.		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto1b
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	51 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 96
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B



A

D


C


B


A



**SPI Series Termination**



SYNC_MASTER=J17_TONY		SYNC_DATE=03/13/2013	
PAGE TITLE			
CPU & CHIPSET: SPI and Debug Connector			
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	protolb
		PAGE	52 OF 120
		SHEET	45 OF 96



D


C

B


A

12V G3H (VD2R:ADC0/ID2R:ADC1)


AC/DC lowside sense (System total)




PP12V\_S0\_GPU (VG1C=VD20, IG1C:ADC17)  
GPU highside sense for GPU Core Regulator




GPU AUX RAILS (VG1A=VD20, IG1A:ADC16)  
GPU highside sense for GPU 0.9V & 1.8V VR




PP12V\_S0\_CPU (VD20:ADC2 /ID20:ADC3)  
CPU highside sense for CPU Core Regulator




GPU Core - Alt (VG0C:ADC12/IG0C:ADC13)  
Alternate low side V-sense and IMON amp




GPU FB (VG1F=VD20, IG1F:ADC11)  
GPU highside sense for GPU Frame Buffer 1.5V VDDQ Regulator




CPU VCCIO (VC0I=tbdb, IC0I:ADC8)




CPU Core (VC0C:ADC4/IC0C:ADC5)




CPU Core GT (VC0G:ADC6/IC0G:ADC7)



CPU Core VCC\_SA (VC0S=1.05V, IC0S:ADC10)



SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
SENSORS: I and V Sense			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-00321	D
<b>NOTICE OF PROPRIETARY PROPERTY:</b>  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	54 OF 120
		SHEET	47 OF 96

D

C

B

A

D


C

B

A


VDDQ S3 (VCOM=VM0R, IC0M:ADC9)

VDDQ lowside sense for SO-DIMM modules



VDDQ S3 (VM0R:ADC22/ IM0R:ADC23)


VDDQ lowside sense for SO-DIMM modules



SSD S4 (VR1R:ADC20 / IH1R:ADC21)

I-SENSE FOR SSD / V-SENSE FOR PPSSD\_S4)

PPVSSD\_S4\_REG\_SNS



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280304	2	CAP, 0.22UF, 201	C5525,C5526	SSD:Y
11780201	2	RES, 0 OHM, 201	C5525,C5526	SSD:N


D

C

B


A

GPU\_VDDCI S0 (VG0I:ADC14 /IG0I: ADC15)




HDD S0 (VH05=5V, IH05:ADC19)


I/V-sense for HDD 5V



PP12V\_S0\_HDD (VH02=VD20, IH02:ADC18)

HDD 12V CURRENT SENSE



SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
SENSORS: I and V Sense(Continued)			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00321	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	55 OF 120
		SHEET	48 OF 96



D

C

B




A

D





C

B

A




NEED TO FIND LOCATION







## TEMP SENSOR T2 EMC1428: NEAR GPU VR


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode



## Temperature Sensor T1 EMC1414: Near PSU Conn



## SNS T2: TEMP SENSOR IC



PLACEMENT\_NOTE=PLACE U5650 NEAR GPU VR TO GET GPU VR PROX TEMP


MLB PROX 1 (TM1P)

EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93

Make sure these caps are OK with U5600 vendor!

PLACEMENT\_NOTE=PLACE U5600 NEAR PSU CONNECTOR

Note:  
Internal sensor of the EMC 1414  
will be used as MLB sensor.  
MLB PROX 0 (Tm0p)

SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
SENSORS: Temperature Sensors			
	Apple Inc.	DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto1b
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	56 OF 120
		SHEET	49 OF 96

D

D

C

C

B

B

A


A

Note:

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.


Otherwise, this is simply a pass-FET.  
See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).




Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.


## SMC Fan 1 (Unused)



SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
FAN: System Fan			
 Apple Inc.		DRAWING NUMBER	
		051-00321	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SIZE	
		D	
		REVISION	
		4.0.0	
		BRANCH	
		protolb	
		PAGE	
		60 OF 120	
		SHEET	
		50 OF 96	







SYNC_MASTER=J78_DAVID		SYNC_DATE=11/18/2013	
PAGE TITLE			
AUDIO: HEADPHONE AMP			
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	proto1b	
	PAGE	62 OF 120	
	SHEET	52 OF 96	

LEFT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = ~847 HZ (4700 PF)  
FC\_HPF, WOOFERS = ~4 HZ (1.0 UF)




PINS 14 & 15 ARE TEST PINS AND  
SHOULD BE TIED TO GND




EDGE RATE  
CONTROL R6304 R6305  
ON 0 OHM NOSTUFF  
OFF NOSTUFF 0 OHM

AUD\_RAMP\_MONO NET:  
HIGH = MONO OPERATION  
LOW = STEREO OPERATION

GAIN R6306 R6307  
+9 DB NOSTUFF 0 OHM  
+12 DB NOSTUFF 47 KOHM  
+15 DB NOSTUFF NOSTUFF  
+18 DB 47 KOHM NOSTUFF  
+24 DB 0 OHM NOSTUFF




SYNC_MASTER=J78_DAVID		SYNC_DATE=11/18/2013	
PAGE TITLE			
AUDIO: LEFT SPKR AMP			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00321	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	63 OF 120
		SHEET	53 OF 96





RIGHT CH SPEAKER AMP  
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB  
SPEAKER AMP RIN = 40K NOMINAL  
FC\_HPF, TWEETERS = ~847 HZ (4700 PF)  
FC\_HPF, WOOFERS = ~4 HZ (1.0 UF)



EDGE RATE		GAIN		AUD_RAMP_MONO NET:	
CONTROL	R6404	R6405	R6406	R6407	
ON	0 OHM	NOSTUFF	0 OHM	0 OHM	
OFF	NOSTUFF	0 OHM	NOSTUFF	47 KOHM	
			NOSTUFF	NOSTUFF	
			47 KOHM	NOSTUFF	
			0 OHM	NOSTUFF	



SYNC_MASTER=J78_DAVID		SYNC_DATE=11/18/2013	
PAGE TITLE			
AUDIO: RIGHT SPKR AMP			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	64 OF 120
		SHEET	54 OF 96


# MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73



APN 353S3231

## I2C ADDRESSES

MIKEY	U6551	READ	0111 0011	0X73
MIKEY	U6551	WRITE	0111 0010	0X72






APPLE P/N 518S0687




PAGE TITLE		DRAWING NUMBER		SIZE	
AUDIO: Jack, Mikey, CHS Switch		051-00321		D	
Apple Inc.		REVISION		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		proto1b	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		65 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		55 OF 96	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

SPEAKER CABLE CONNECTORS  
APPLE P/N 518S0862




SYNC_MASTER=J17_DIRK PAGE TITLE		SYNC_DATE=03/07/2013	
AUDIO: Spkr/Mic Conn.			
 Apple Inc.	DRAWING NUMBER 051-00321		SIZE D
	REVISION 4.0.0		
	BRANCH protolb		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 66 OF 120	
		SHEET 56 OF 96	

IPHS HS Detect Debounce CKT




AUDIO CONNECTOR DETECT STATES


	NOTHING	SPDIF	HEADPHONE
AUD_TYPERDET_R	1	1	0
AUD_TIPDET*_R	0	1	1
AUD_OUTJACK_INSERT	0	1	1
AUD_SENSE_A	1	20K/2.67K RDIV	5.11K/2.67K RDIV




PORT D DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)



Target Display Mode Detect







TBT/DP Audio Enable










SYNC_MASTER=BRANCH_HCHENG PAGE TITLE		SYNC_DATE=10/29/2014	
PLATFORM POWER: Connectors / VReg G3Hot			
 Apple Inc.		DRAWING NUMBER <b>051-00321</b>	SIZE <b>D</b>
		REVISION <b>4.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <b>protolb</b>	
		PAGE <b>69 OF 120</b>	
		SHEET <b>59 OF 96</b>	





8

7

6

5

4

3


2

1


## CPU VCCGT Regulator


EDC = 51A

TDC = 37A



## CPU VCCGT OUTPUT DECOUPLING





DRAWING	LAST_MODIFIED=Thu Feb 26 18:42:55 2015		
SYNC_MASTER=J95_HCHENG	SYNC_DATE=02/24/2015		
PAGE TITLE	CPU & CHIPSET: CPU CORE VR (VCCGT)		
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE
	REVISION	4.0.0	D
	BRANCH	proto1b	
	PAGE	72 OF 120	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	62 OF 96

VDDQ (1.35V) S3 REGULATOR

EDC = 20A

TDC = 14A



SYNC_MASTER=BRANCH_HCHENG		SYNC_DATE=10/29/2014	
PAGE TITLE			
CPU & CHIPSET: CPU VDDQ VR			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	73 OF 120
		SHEET	63 OF 96












CPU VCCSA Regulator

EDC = 11.1A

TDC = 10A




DRAWING		LAST MODIFIED=Thu Feb 26 18:42:56 2015	
SYNC_MASTER=J95_HCHENG		SYNC_DATE=02/24/2015	
PAGE TITLE			
CPU & CHIPSET: CPU CORE VR (VCCSA)			
	Apple Inc.	DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	78 OF 120
		SHEET	67 OF 96





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S1078	138S0810		CR106, CR108	BLC OUTPUT CAPS
371S0748	371S0731		D8103	INPUT DIODE
371S0782	371S0783		D8101	OUTPUT DIODE
376S0845	376S1067		Q8119	POWERLINE FET
376S1204	376S1106		Q8111 TO Q8129	LED SINK FET
740S0145	740S0146		F8100	FUSE FOR BLC
107S0359	107S0229		R8102	BOOST SENSE RESISTOR


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1668	1	IND, PWR, 33UH, 20%, 10A, 35MOHM	L8100	CRITICAL	
353S00079	1	IC, LP8565A13, LED BACKLIGHT CTRL, THT QFN56	U8100	CRITICAL	
126-0190	2	BOOST POLYMER OUTPUT CAP	C8109, C8118	CRITICAL	

SYNC_MASTER=MLB_CTO		SYNC_DATE=05/14/2014	
PAGE TITLE			
DISPLAY: LCD Backlight Driver (LP8565)			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00321	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	81 OF 120
		SHEET	68 OF 96




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1256	376S1073		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8201 TO FB8211




SYNC_MASTER=MLB_CTO		SYNC_DATE=05/14/2014	
PAGE TITLE			
DISPLAY: Backlight Driver 2			
 Apple Inc.		DRAWING NUMBER	051-00321
		SIZE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	
		proto1b	
		PAGE	82 OF 120
		SHEET	69 OF 96




SYNC_MASTER=J17_MAX		SYNC_DATE=02/11/2013		
PAGE TITLE				
PLATFORM POWER: FET-Controlled S0 and S4				
 Apple Inc.		DRAWING NUMBER	051-00321	SIZE
		REVISION		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		4.0.0		
		BRANCH		
		protolb		
		PAGE		
		84 OF 120		
		SHEET		
		70 OF 96		


S5 Enable




S0 Enables




S4 Enables




S0 GPU SEQUENCING




S4 USB Enable




S4 TBT S4 Port Enable



S3 ENABLE




S0 CPU Sequencing



Power Sequencing requirements

- System:
- 12V\_ADC -> 3V42G3H -> 12V\_S5/12V\_S5\_SSD -> 3V3\_S5 -> 1V0\_S5 -> 5V\_S4/3V3\_S4 -> 1V0\_S3
- Intel CPU:
- 1V0\_S3 -> VDDQ\_S3 -> 12V\_S0 -> 5V\_S0 -> 3V3\_S0 -> GPU Rails -> VCCIO\_S0 -> VCC\_CPU\_S0 (VCCGT & VCCSA)
- AMD GPU:
- 3V3\_S0 -> 0V95 -> 1V8 (VDD\_CT) -> GPUCORE (VDDC) -> VDDCI -> FBVDDQ

SYNC_MASTER=J78_KENNY		SYNC_DATE=12/18/2013	
PAGE TITLE			
PLATFORM POWER: Regulator Enables			
	DRAWING NUMBER		SIZE
	051-00321		D
Apple Inc.		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	protolb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	85 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 96
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## D



## D

C

B

A


Requirements:

- Power on:
  - Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
  - Transition to 0.8V or less before VccSUS3\_3 drops to 2.90 V
  - to allow PCH to switch suspend well to battery without excessive loading

Method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM\_DSW\_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



D

D






C


B

A

POLARITY SWAPS INTENDED ON LANES,SEE NOTES AT DIFF PAIRS.  
ALL LANES ARE ALSO REVERSED, SEE ALIASES ON CSA 102


NOTE:  
TONGA DOES NOT GENERATE PCIE CLKREQ.



<u>DRAWING</u>		LAST_MODIFIED=Thu Feb 26 18:42:57 2015	
SYNC_MASTER=J95_DDRESSLER		SYNC_DATE=02/24/2015	
PAGE TITLE			
GRAPHICS: AMETHYST PCIE			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	87 OF 120
		SHEET	73 OF 96







GPU VDDC/VDDCI DECOUPLING







GPU MVDD/VDDGFX DECOUPLING

=PPGPUCORE\_S0



PLACE ALL CAPS UNDER GPU



AMETHYST\_BGA1737\_HCBGA\_AMETHYST\_XT

U8700

AMETHYST\_XT

HCBGA

SYM 10 OF 15

POWER 2






AA21	VDDGFX	AL31	VDDGFX
AA23	VDDGFX	AL33	VDDGFX
AA26	VDDGFX	AL36	VDDGFX
AA28	VDDGFX	AM22	VDDGFX
AA31	VDDGFX	AM24	VDDGFX
AA33	VDDGFX	AM27	VDDGFX
AB19	VDDGFX	AM30	VDDGFX
AB22	VDDGFX	AM32	VDDGFX
AB24	VDDGFX	AM35	VDDGFX
AB27	VDDGFX	AN21	VDDGFX
AB30	VDDGFX	AN23	VDDGFX
AB32	VDDGFX	AN26	VDDGFX
AB35	VDDGFX	AN28	VDDGFX
AC18	VDDGFX	AN31	VDDGFX
AC21	VDDGFX	AN33	VDDGFX
AC23	VDDGFX	AR22	VDDGFX
AC26	VDDGFX	AR24	VDDGFX
AC28	VDDGFX	AR27	VDDGFX
AC31	VDDGFX	AR30	VDDGFX
AC33	VDDGFX	AR32	VDDGFX
AC36	VDDGFX	AT21	VDDGFX
AD17	VDDGFX	AT23	VDDGFX
AD19	VDDGFX	AT26	VDDGFX
AD22	VDDGFX	AT28	VDDGFX
AD24	VDDGFX	AT31	VDDGFX
AD27	VDDGFX	AU22	VDDGFX
AD30	VDDGFX	AU24	VDDGFX
AD32	VDDGFX	AU27	VDDGFX
AD35	VDDGFX	AU30	VDDGFX
AD37	VDDGFX	AV21	VDDGFX
AD40	VDDGFX	AV23	VDDGFX
AF16	VDDGFX	AV26	VDDGFX
AF18	VDDGFX	AV28	VDDGFX
AF21	VDDGFX	AV31	VDDGFX
AF23	VDDGFX	AY22	VDDGFX
AF26	VDDGFX	AY24	VDDGFX
AF28	VDDGFX	AY27	VDDGFX
AF31	VDDGFX	AY30	VDDGFX
AF33	VDDGFX	BA21	VDDGFX
AF36	VDDGFX	BA23	VDDGFX
AF38	VDDGFX	BA26	VDDGFX
AG17	VDDGFX	BA28	VDDGFX
AG19	VDDGFX	BA31	VDDGFX
AG22	VDDGFX	BB24	VDDGFX
AG24	VDDGFX	BB27	VDDGFX
AG27	VDDGFX	BB30	VDDGFX
AG30	VDDGFX	BB32	VDDGFX
AG32	VDDGFX	T26	VDDGFX
AG35	VDDGFX	T28	VDDGFX
AG37	VDDGFX	U24	VDDGFX
AH16	VDDGFX	U27	VDDGFX
AH18	VDDGFX	U30	VDDGFX
AH21	VDDGFX	V23	VDDGFX
AH23	VDDGFX	V26	VDDGFX
AH26	VDDGFX	V28	VDDGFX
AH28	VDDGFX	V31	VDDGFX
AH31	VDDGFX	W22	VDDGFX
AH33	VDDGFX	W24	VDDGFX
AH36	VDDGFX	W27	VDDGFX
AH38	VDDGFX	W30	VDDGFX
AK17	VDDGFX	W32	VDDGFX
AK19	VDDGFX		
AK22	VDDGFX		
AK24	VDDGFX		
AK27	VDDGFX		
AK30	VDDGFX		
AK32	VDDGFX		
AK35	VDDGFX		
AK37	VDDGFX		
AL18	VDDGFX		
AL21	VDDGFX		
AL23	VDDGFX		
AL26	VDDGFX		
AL28	VDDGFX		

FB\_VSSGFX

FB\_VDDGFX

=PP1V35\_S0\_GPU\_FBVDD0

PLACE ALL CAPS UNDER GPU



AMETHYST\_BGA1737\_HCBGA\_AMETHYST\_XT


U8700

AMETHYST\_XT

HCBGA

SYM 11 OF 15


AA13	VMEMIO	RSVD	AM18	X	NC
AA6	VMEMIO	RSVD	AM19	X	NC
AB12	VMEMIO	RSVD	AN18	X	NC
AC13	VMEMIO	RSVD	AN19	X	NC
AE6	VMEMIO	RSVD	AR18	X	NC
AJ6	VMEMIO	RSVD	AR19	X	NC
AL13	VMEMIO	RSVD	AR48	X	NC
AM12	VMEMIO	RSVD	AT42	X	NC
AN13	VMEMIO	RSVD	AT43	X	NC
AN6	VMEMIO	RSVD	AT44	X	NC
AR14	VMEMIO	RSVD	AT47	X	NC
AT13	VMEMIO	RSVD	AT48	X	NC
AU14	VMEMIO	RSVD	AU42	X	NC
AU6	VMEMIO	RSVD	AV51	X	NC
AV13	VMEMIO	RSVD	AV53	X	NC
AV16	VMEMIO	RSVD	AY41	X	NC
AY14	VMEMIO	RSVD	AY44	X	NC
AY17	VMEMIO	RSVD	BA41	X	NC
BA18	VMEMIO	RSVD	BC43	X	NC
BA6	VMEMIO	RSVD	BC52	X	NC
BB19	VMEMIO	RSVD	BD40	X	NC
BC11	VMEMIO	RSVD	BD51	X	NC
BE6	VMEMIO	RSVD	BF45	X	NC
BE9	VMEMIO	RSVD	BF47	X	NC
BF8	VMEMIO	RSVD	BF48	X	NC
BG7	VMEMIO	RSVD	BG42	X	NC
BH13	VMEMIO	RSVD	BG43	X	NC
BH9	VMEMIO	RSVD	BG45	X	NC
F13	VMEMIO	RSVD	BG47	X	NC
F17	VMEMIO	RSVD	BG48	X	NC
F21	VMEMIO	RSVD	BH42	X	NC
F25	VMEMIO	RSVD	BH43	X	NC
F29	VMEMIO	RSVD	BH44	X	NC
F33	VMEMIO	RSVD	BH45	X	NC
F37	VMEMIO	RSVD	BJ42	X	NC
F41	VMEMIO	RSVD	BL18	X	NC
F45	VMEMIO	RSVD	BL49	X	NC
F9	VMEMIO	RSVD	BN18	X	NC
G47	VMEMIO	RSVD	T48	X	NC
G7	VMEMIO	RSVD	T49	X	NC
H46	VMEMIO	RSVD	U48	X	NC
J45	VMEMIO	RSVD	V51	X	NC
J48	VMEMIO				
J6	VMEMIO				
L43	VMEMIO				
M14	VMEMIO				
M22	VMEMIO				
M32	VMEMIO				
N13	VMEMIO				
N16	VMEMIO				
N18	VMEMIO				
N21	VMEMIO				
N23	VMEMIO				
N31	VMEMIO				
N33	VMEMIO				
N36	VMEMIO				
N38	VMEMIO				
N48	VMEMIO				
N6	VMEMIO				
P12	VMEMIO				
P14	VMEMIO				
P17	VMEMIO				
P19	VMEMIO				
P37	VMEMIO				
P40	VMEMIO				
T13	VMEMIO				
T18	VMEMIO				
T38	VMEMIO				
U14	VMEMIO				
U17	VMEMIO				
U40	VMEMIO				
U6	VMEMIO				
V13	VMEMIO				
V16	VMEMIO				
V41	VMEMIO				
W14	VMEMIO				
W42	VMEMIO				

DRAWING		LAST_MODIFIED=Thu Feb 26 18:42:58 2015	
SYNC_MASTER=J78_NAT		SYNC_DATE=12/09/2013	
PAGE TITLE			
GRAPHICS: MVDD/VDDGFX DECOUPLING			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	89 OF 120
		SHEET	75 OF 96









Page Notes


Power aliases required by this page:

- +PP1V35\_S0\_GPU\_FBVDDQ


Signal aliases required by this page:


(NONE)

HW options provided by this page:












GPU overtemp masking





D

C

B

A

D


C

B

A

CONFIG STRAPS - MLS


STRAPS SET TO BOOT FROM EFI BOOTROM.




SMC KEY  
GFXA

GPU Prox Temp  
GPU VRAM Prox Temp  
GPU VR Prox Temp  
GPU TDiode Temp

TG0p  
TG1p  
TG2p  
TG1d



GPU BOOT ROM




Page Notes





Power Alliance required by this page: --HPS016_RL_RPL_P000 --HPS016_RL_RPL_P001 --HPS016_RL_RPL_P002
Signal Alliance required by this page: (none)
ROM options provided by this page: (none)

DRAWING NUMBER 051-00321		SIZE D	
REVISION 4.0.0		BRANCH proto1b	
PAGE 98 OF 120		SHEET 84 OF 96	

GRAPHICS: GPU STRAPS, SENSORS, ROM

 Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED





O/P= PPGPUCORE\_S0\_REG

GPUCORE  
VOUT = VCORE  
PEAK = 195A  
AVG = 154A



D

C

B

A


D


C

B

A

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0315	1	CAP, 39uF, 20%, 16V, POLY, D2	CA224	GPU:AMB_NBP
	1	NO STUFF	CA224	GPU:EMERALD
138S0775	5	CAP, 1uF, 10%, 25V, X6S, 0402	CA254, CA220, CA255, CA239, CA261	GPU:AMB_NBP
	5	NO STUFF	CA254, CA220, CA255, CA239, CA261	GPU:EMERALD

DRAWING		LAST MODIFIED=Thu Feb 26 18:43:02 2015							
SYNC_MASTER=J95_HARPER		SYNC_DATE=02/12/2015							
PAGE TITLE									
GRAPHICS: GPU CORE VR (PHASES 1-3)									
 Apple Inc.		DRAWING NUMBER		051-00321		SIZE		D	
		REVISION		4.0.0					
		BRANCH		proto1b					
		PAGE		102 OF 120					
		SHEET		87 OF 96					
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED									



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0198	5	CAP, 330UF, 0.0090HM, 2V, CASE-D2	CA380, CA381, CA382, CA383, CA384	VR_BULCAP-CURRENT
128S0198	5	CAP, 330UF, 0.0090HM, 2V, CASE-D2	CA385, CA386, CA387, CA388, CA389	VR_BULCAP-CURRENT
128S0381	5	CAP, 470UF, 0.0045OHM, 2.5V, TANT	CA380, CA381, CA382, CA383, CA384	VR_BULCAP-FUTURE
128S0381	5	CAP, 470UF, 0.0045OHM, 2.5V, TANT	CA385, CA386, CA387, CA388, CA389	VR_BULCAP-FUTURE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0315	1	CAP, 39uF, 20%, 16V, POLY, D2	CA364	GPU:AME_NEP
138S0775	5	CAP, 1uF, 10%, 25V, X6S, 0402	CA333, CA340, CA332, CA319, CA321	GPU:AME_NEP
138S0775	5	CAP, 1uF, 10%, 25V, X6S, 0402	CA315, CA320, CA313, CA312, CA314	GPU:AME_NEP
138S0775	1	CAP, 1uF, 10%, 25V, X6S, 0402	CA318	GPU:AME_NEP
138S0768	2	CAP, 10uF, 20%, 10V, X6S, 0603	CA345, CA365	GPU:AME_NEP
117S0002	2	RES, 0.5%, 0201	RA349, RA369	GPU:AME_NEP
113S0022	2	RES, 0.5%, 0603	RA336, RA356	GPU:AME_NEP
132S0301	2	CAP, 0.22uF, 10%, 16V, 0402	CA336, CA356	GPU:AME_NEP
152S00014	2	230nH, 20%, 40A, 0.000650HM	LA330, LA350	GPU:AME_NEP
107S00039	2	RES, 0.0005, 1%, 0612	RA330, RA350	GPU:AME_NEP

DRAWING

LAST\_MODIFIED=Thu Feb 26 18:43:02 2015

SYNC\_MASTER=J95\_HCHENG


SYNC\_DATE=02/24/2015

PAGE TITLE

GRAPHICS: GPU CORE VR (PHASES 4-6)

DRAWING NUMBER  
051-00321  
REVISION  
4.0.0  
BRANCH  
proto1b  
PAGE  
103 OF 120  
SHEET  
88 OF 96

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



D

C

B


A

D

C

B

A



NEPTUNE				AMETHYSTP_XTA				AMETHYSTP_PROA				EMERALD			
VID 1	VID 0	GPU VDDCI		VID 1	VID 0	GPU VDDCI		VID 1	VID 0	GPU VDDCI		VID 1	VID 0	GPU VDDCI	
1	1	0.850 V		1	1	0.825 V		1	1	0.825 V		1	1	0.800 V	
1	0	1.000 V		1	0	0.950 V		1	0	0.950 V		1	0	0.925 V	
				0		1.000 V		0		1.050 V					

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480363	1	RES,31.6K,0402	RA574	GPU:EMERALD_PROA
11680068	2	RES,1.2K,0402	RA570,RA571	GPU:EMERALD_PROA
11480378	1	RES,45.3K,0402	RA575	GPU:EMERALD_PROA
11480363	1	RES,31.6K,0402	RA574	GPU:NEPTUNE_PROA
11480231	2	RES,1.4K,0402	RA570,RA571	GPU:NEPTUNE_PROA
11480347	1	RES,22.1K,0402	RA575	GPU:NEPTUNE_PROA
11480386	1	RES,53.6K,0402	RA574	GPU:AM_XTA
11480228	2	RES,1.3K,0402	RA570,RA571	GPU:AM_XTA
11480339	1	RES,18.2K,0402	RA575	GPU:AM_XTA
11480386	1	RES,53.6K,0402	RA574	GPU:AM_PROA
11480228	2	RES,1.3K,0402	RA570,RA571	GPU:AM_PROA
11480364	1	RES,32.4K,0402	RA575	GPU:AM_PROA
11480430	1	RES,158K,0402	RA578	GPU:EMERALD_PROA
11480430	1	RES,158K,0402	RA578	GPU:NEPTUNE_PROA
11480463	1	RES,340K,0402	RA578	GPU:AM_XTA
11480460	1	RES,316K,0402	RA578	GPU:AM_PROA


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
15281799	1	IND,0.36UH,40A,0.8MOHM	LA510	GPU:AME_NBP
15281783	1	IND,0.68UH,28A,1.75MOHM	LA510	GPU:EMERALD
107800039	1	RES,0.00050HM,1%,0612-4T	RA500	GPU:AME_NBP
10780255	1	RES,0.0010HM,1%,0612-4T	RA500	GPU:EMERALD
11480252	2	RES,2.32K,1%,0402	RA510,RA511	GPU:AME_NBP
11480251	2	RES,2.26K,1%,0402	RA510,RA511	GPU:EMERALD

SYNC\_MASTER=J95\_HCHENG

SYNC\_DATE=02/24/2015

PAGE TITLE

GRAPHICS: GPU VDDCI VR

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-00321

REVISION

4.0.0

BRANCH

proto1b

PAGE

105 OF 120


SHEET

90 OF 96



GPU VDDC (0.95V) S0 REGULATOR

Max avg current: 4.3 A  
Max peak current: 4.5 A  
Switching freq: 300 kHz




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0358	2	CAP, 470uF, 0.0060HM, 2V, D2	CA640, CA641	VR_BULKCAP:CURRENT
128S0381	2	CAP, 470uF, 0.00450HM, 2.5V, SM	CA640, CA641	VR_BULKCAP:FUTURE

DRAWING: LAST_MODIFIED=Thu Feb 26 18:43:02 2015	
SYNC_MASTER=J78_MLB SYNC_DATE=08/02/2014	
PAGE TITLE	
GRAPHICS: GPU 0V95 VR	
	DRAWING NUMBER: 051-00321
	REVISION: 4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH: protolb
	PAGE: 106 OF 120
	SHEET: 91 OF 96








1.8V S0 Regulator


Max avg current: 2.4 A (BUDGET)  
Max peak current: 3 A (BUDGET)  
OC trip point: ? A (nom)/? A (min)  
Switching freq: ? kHz



$$V_{OUT} = 0.6 * (1 + R_A / R_B)$$

DRAWING: LAST_MODIFIED=Thu Feb 26 18:43:02 2015	
SYNC_MASTER=J95_HARPER SYNC_DATE=02/11/2015	
PAGE TITLE	
GRAPHICS: GPU 1V8 VR	
 Apple Inc.	DRAWING NUMBER 051-00321
	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 4.0.0
	BRANCH protolb
	PAGE 107 OF 120
SHEET 92 OF 96	



SYNC_MASTER=J78_MLB		SYNC_DATE=11/20/2013	
PAGE TITLE			
Power Connectors/Aliases			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
			4.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
protocolb		110 OF 120	
SHEET		93 OF 96	

## PEG aliases

72	P <sub>EG</sub> D2R N<0.15>	==	=P <sub>EG</sub> D2R N<15.0>	5
	MAKE_BASE=TRUE			
73	P <sub>EG</sub> D2R P<0.15>	==	=P <sub>EG</sub> D2R P<15.0>	5
	MAKE_BASE=TRUE			
74	P <sub>EG</sub> R2D C N<0.15>	==	=P <sub>EG</sub> R2D C N<15.0>	5
	MAKE_BASE=TRUE			
75	P <sub>EG</sub> R2D C P<0.15>	==	=P <sub>EG</sub> R2D C P<15.0>	5
	MAKE_BASE=TRUE			


## GPU ALIASES

83	73	<u>GPU_RESET_L</u>	==	<u>TP_GPU_RESET_L</u>	19
		MAKE_BASE=TRUE	==		
86		<u>VR_GPU_RESET_L</u>	==	<u>TP_VR_GPU_RESET_L</u>	19
		MAKE_BASE=TRUE	==		

```
GPU VDDCI PGOOD
```

```
71 TP PM EN REG GPU VDDCI S0      — PM EN REG GPU VDDCI S0      90
                                     — MAKE_BASE=TRUE
```

	8	7	6	5	4	3	2	1	
D	<div>CPU Reserved</div> <div><div><div>176CPU_CFG&lt;15..12&gt;====TP_CPU_CFG&lt;15..12&gt;==== MAKE_BASE=TRUE</div><div>39DP_INT_PIN_57====NC_DP_INT_PIN_57==== MAKE_BASE=TRUE</div><div>39DP_INT_PIN_55====NC_DP_INT_PIN_55==== MAKE_BASE=TRUE</div></div><div><div>12TP_CLINK_DATA====CLINK_DATA==== MAKE_BASE=TRUENO_TEST=1</div><div>12TP_CLINK_CLK====CLINK_CLK==== MAKE_BASE=TRUENO_TEST=1</div><div>12TP_CLINK_RESET_L====CLINK_RESET_L==== MAKE_BASE=TRUENO_TEST=1</div><div>83TP_GPU_CB_REFCKN_OUT1====GPU_CB_REFCKN_OUT1==== MAKE_BASE=TRUE</div><div>83TP_GPU_CB_REFCKP_OUT1====GPU_CB_REFCKP_OUT1==== MAKE_BASE=TRUE</div><div>83TP_GPU_PLL_ANALOG_IN====GPU_PLL_ANALOG_IN==== MAKE_BASE=TRUE</div><div>12TP_PCH_SLP_LAN_L====PCH_SLP_LAN_L==== MAKE_BASE=TRUENO_TEST=1</div><div>11TP_PCH_2====PCH_2==== MAKE_BASE=TRUENO_TEST=1</div><div>12TP_PM_SLP_A_L====PM_SLP_A_L==== MAKE_BASE=TRUENO_TEST=1</div><div>26TP_TBT_MONDC1====TBT_MONDC1==== MAKE_BASE=TRUE</div><div>26TP_TBT_PCIE_RESET0_L====TBT_PCIE_RESET0_L==== MAKE_BASE=TRUENO_TEST=1</div></div></div> <div>PCH Clocks</div> <div><div><div>TP_ITPXDP_CLK100MP====ITPXDP_CLK100M_P====1117 MAKE_BASE=TRUENO_TEST=1</div><div>TP_ITPXDP_CLK100MN====ITPXDP_CLK100M_N====1117 MAKE_BASE=TRUENO_TEST=1</div></div></div> <div>PCH Miscellaneous</div> <div><div><div>11TP_HDA_SDIN1====NC_HDA_SDIN1==== MAKE_BASE=TRUENO_TEST=1</div><div>11PEG_CLKREQ_L====NC_PEG_CLKREQ_L==== MAKE_BASE=TRUE</div><div>14GPU_NEPTUNE_EMERALD_ID====NC_GPU_IS_AMETHYST==== MAKE_BASE=TRUENO_TEST=1</div></div></div>								D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC_MASTER=J78_MLB		SYNC_DATE=12/05/2013	
PAGE TITLE			
Unused Signal Aliases			
	Apple Inc.		DRAWING NUMBER
			051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	protolb
		PAGE	114 OF 120
		SHEET	95 OF 96

## J17 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL. or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA_TBT, BGA_VRAM	MM	16.2

## General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	0.070 MM	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.185 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	ISL5, ISL8	Y	0.205 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP, BOTTOM	Y	0.220 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.150 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	ISL5, ISL8	Y	0.165 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.130 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	ISL5, ISL8	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.155 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.115 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	ISL5, ISL8	Y	0.126 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	ISL5, ISL8	Y	0.100 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	ISL5, ISL8	Y	0.080 MM	0.080 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.171 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM
68_OHM_DIFF	TOP,BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.136 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.141 MM	0.085 MM	=STANDARD	0.185 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.121 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.109 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.086 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	0.230 MM	0.1 MM

## General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

## Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	TOP,BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3,ISL10	0.101 MM	?
1X_DIELECTRIC	*	0.076 MM	?

## Board Stack-up

FINISHED BOARD THICKNESS: 1.94 MM

Layer	Material	Thickness
Top	Signal	0.5 oz (Cu plated)
2	Prepreg	0.071 MM
	Plane	1 oz
3	Core	0.101 MM
	Signal	0.5 oz
4	Prepreg	0.115 MM
	Plane	1 oz
5	Core	0.076 MM
	Signal	0.5 oz
6	Prepreg	0.380 MM
	Plane	1 oz
7	Core	0.076 MM
	Plane	1 oz
8	Prepreg	0.380 MM
	Signal	0.5 oz
9	Core	0.076 MM
	Plane	1 oz
10	Prepreg	0.115 MM
	Signal	0.5 oz
11	Core	0.101 MM
	Plane	1 oz
Btm	Prepreg	0.071 MM
	Signal	0.5 oz (Cu plated)

## BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

## Power and Common


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_ISO	*	=STANDARD	8000
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100

GENERIC

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GENERIC_ISO	*	=1:1_SPACING	?

## BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

SYNC_MASTER=J78_MLB		SYNC_DATE=06/30/2014	
PAGE TITLE			
J95 RULE DEFINITIONS			
	DRAWING NUMBER		SIZE
	051-00321		D
Apple Inc.	REVISION		4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		protocolb PAGE 120 OF 120 SHEET 96 OF 96	